

## Flip-Flop Characteristic Table

(a) <i>JK</i> Flip-Flop				(b) <i>SR</i> Flip-Flop			
J	K	$Q(t+1)$	Operation	S	R	$Q(t+1)$	Operation
0	0	$Q(t)$	No change	0	0	$Q(t)$	No change
0	1	0	Reset	0	1	0	Reset
1	0	1	Set	1	0	1	Set
1	1	$\overline{Q}(t)$	Complement	1	1	?	Undefined

(c) <i>D</i> Flip-Flop			(d) <i>T</i> Flip-Flop		
D	$Q(t+1)$	Operation	T	$Q(t+1)$	Operation
0	0	Reset	0	$Q(t)$	No change
1	1	Set	1	$\overline{Q}(t)$	Complement

State Table for Circuit of Figure 4-18

Present State		Input		Next State		Output
A	B	X		A	B	Y
0	0	0		0	0	0
0	0	1		0	1	0
0	1	0		0	0	1
0	1	1		1	1	0
1	0	0		0	0	1
1	0	1		1	0	0
1	1	0		0	0	1
1	1	1		1	0	0

Two-dimensional State Table for the Circuit in Figure 4-18

Present state		Next state				Output	
		X = 0		X = 1		X = 0	X = 1
A	B	A	B	A	B	Y	Y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

State Table for Circuit with *JK* Flip-Flops

Present state		Input	Next state		Flip-flop inputs			
A	B	X	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

State Table for State Diagram in Figure 4-21

Present State	Next State		Output Z	
	X = 0	X = 1	X = 0	X = 1
A	A	B	0	0
B	A	C	0	0
C	D	C	0	0
D	A	B	0	1

State Table for State Diagram in Table 4-5

Present State	Next State		Output Z	
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	0
01	00	11	0	0
11	10	11	0	0
10	00	01	0	1

## State Table for Design Example

Present State		Input		Next State		Output
A	B	X	A	B	Y	
0	0	0	0	0	0	
0	0	1	0	1	1	
0	1	0	1	0	0	
0	1	1	0	1	0	
1	0	0	1	0	0	
1	0	1	1	1	1	
1	1	0	1	1	0	
1	1	1	0	0	0	

State Table for Second Design Example

Present State			Input	Next State		
A	B	C	X	A	B	C
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	1
0	1	0	1	1	0	0
0	1	1	0	0	0	1
0	1	1	1	1	0	0
1	0	0	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	1	0	0



## Flip-Flop Excitation Table

(a) <i>JK</i> Flip-Flop				(b) <i>SR</i> Flip-Flop			
$Q(t)$	$Q(t+1)$	J	K	$Q(t)$	$Q(t+1)$	S	R
0	0	0	X	0	0	0	X
0	1	1	X	0	1	1	0
1	0	X	1	1	0	0	1
1	1	X	0	1	1	X	0


  

(c) <i>D</i> Flip-Flop			(d) <i>T</i> Flip-Flop		
$Q(t)$	$Q(t+1)$	D	$Q(t)$	$Q(t+1)$	T
0	0	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	1
1	1	1	1	1	0





## State Table with JK Flip-Flop Inputs

Present State		Input	Next State		Flip-Flop Inputs			
A	B	X	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1


## Block Diagram of a Sequential Circuit



## Logic Structures for Storing Information



## Synchronous Clocked Sequential Circuit




(a) Block diagram



(b) Timing diagram of clock pulses

## SR Latch with NOR Gates




(a) Logic diagram


S	R	Q	$\bar{Q}$	
1	0	1	0	Set state
0	0	1	0	
0	1	0	1	Reset state
0	0	0	1	
1	1	0	0	Undefined

(b) Function table

### Logic Simulation of SR Latch Behavior



## S R Latch with NAND Gates




(a) Logic diagram

S	R	Q	$\bar{Q}$	
0	1	1	0	Set state
1	1	1	0	
1	0	0	1	Reset state
1	1	0	1	
0	0	1	1	Undefined

(b) Function table



## SR Latch with Control Inputs




(a) Logic diagram

C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; Reset state
1	1	0	Q = 1; Set state
1	1	1	Undefined

(b) Function table

## D Latch




(a) Logic diagram


C	D	Next state of Q
0	X	No change
1	0	Q = 0; Reset state
1	1	Q = 1; Set state

(b) Function table


## D Latch with Transmission Gates




## SR MASTER-SLAVE FLIP-FLOP



# Logic Simulation of a Master-Slave Flip-Flop




Master-Slave *JK* Flip-Flop


(a)

J	K	Next State of Q
0	0	Q
0	1	0
1	0	1
1	1	$\bar{Q}$

(b)


## D-Type Positive Edge-Triggered Flip-Flop




Positive Edge-Triggered *JK* Flip-Flop




## Standard Graphic Symbols for Latch and Flip-Flops



(a) Latches




(b) Master-Slave Flip-Flops



(c) Edge-Triggered Flip-Flops

## JK Flip-Flop with Direct Set and Reset




(a) Graphic symbols


S	R	C	J	K	Q	$\bar{Q}$
0	1	X	X	X	1	0
1	0	X	X	X	0	1
0	0	X	X	X	Undefined	
1	1	↑	0	0	No change	
1	1	↑	0	1	0	1
1	1	↑	1	0	1	0
1	1	↑	1	1	Complement	


(b) Function table

## Implementing Input Equations



Example of a Sequential Circuit





Logic Diagram and State Table for  $D_A = A \oplus X \oplus Y$ 

(a)


Present state	Inputs		Next state	Output
A	X	Y	A	Z
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


(b) State table

### State Diagrams




### Construction of a State Diagram








Logic Diagram for Sequential Circuit with *D* Flip-Flops



# T-101 Logic Diagram for Sequential Circuit with JK Flip-Flops




# Logic Simulation Verification for the Circuit in Figure 4-27

R:	0	0	0	0	0	0	0	0	0	0	0	0	1	0
X:	0	0	1	1	0	0	1	0	1	1	0	1	0	0
A:	X	X	0	0	0	1	1	1	1	0	0	1	1	0*
B:	X	X	0	1	1	0	0	1	1	0	1	0	1	0*
Y:	0	0	1	0	0	0	1	0	0	1	0	1	0	0*

\* These responses are asynchronous with the clock and thus do not wait for the next positive clock edge.

(a) Circuit test and expected results



(b) Simulation results