

## ROM Truth Table (Partial)

Inputs					Outputs							
$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
		.							.			
		.							.			
		.							.			
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

Truth Table for Circuit of Example 6-1


Inputs			Outputs						Decimal
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

## Programming Table for the PLA in Figure 6-20

		Inputs			Outputs	
Product term		A	B	C	(T) F <sub>1</sub>	(C) F <sub>2</sub>
$\overline{A}\overline{B}$	1	1	0	—	1	—
$\overline{A}C$	2	1	—	1	1	1
$\overline{B}C$	3	—	1	1	—	1
$\overline{A}\overline{B}\overline{C}$	4	0	1	0	1	—


PAL<sup>®</sup> Programming Table

Product term	AND Inputs					Outputs
	A	B	C	D	W	
1	1	1	0	—	—	$W = \overline{ABC} + \overline{ABCD}$
2	0	0	1	0	—	
3	—	—	—	—	—	
4	1	—	—	—	—	$X = A + BCD$
5	—	1	1	1	—	
6	—	—	—	—	—	
7	0	1	—	—	—	$Y = \overline{AB} + \overline{CD} + \overline{BD}$
8	—	—	1	1	—	
9	—	0	—	0	—	
10	—	—	—	—	1	$Z = W + \overline{ACD} + \overline{ABCD}$
11	1	—	0	0	—	
12	0	0	0	1	—	




<u>Memory address</u>		
<u>Binary</u>	<u>Decimal</u>	Memory contents
0000000000	0	10110101 01011100
0000000001	1	10101011 10001001
0000000010	2	00001101 01000110
	•	•
	•	•
	•	•
	•	•
	•	•
1111111101	1021	10011101 00010101
1111111110	1022	00001101 00011110
1111111111	1023	11011110 00100100


# Memory Cycle Timing Waveforms




(a) Write cycle




(b) Read cycle








# 16-Word by 1-Bit RAM Chip






(a) Logic symbol

EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

(b) Truth table


Three-state Buffers Forming a Multiplexed Line OL




(a) Logic Diagram

EN1	EN0	IN1	IN0	OL
0	0	X	X	Hi-Z
(S) 0	(S-bar) 1	X	0	0
0	1	X	1	1
1	0	0	X	0
1	0	1	X	1
1	1	0	0	0
1	1	1	1	1
1	1	0	1	0
1	1	1	0	1

(b) Truth table




# T-138 Block Diagram of an 8 x 2 RAM Using a 4 x 4 RAM Cell Array




T-139

## Symbol for a 64K x 8 RAM Chip




### Block Diagram of a 256K x 8 RAM







### Block Diagram of a 64K x 16 RAM




Internal Logic of a 32 x 8 ROM



Programming the ROM According to Table 6-2






(a) Block diagram


A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

(b) ROM truth table


### Basic Configuration of Three PLDs



(a) Programmable read-only memory (PROM)




(b) Programmable array logic (PAL) device



(c) Programmable logic array (PLA) device

# T-146 PLA with Three Inputs, Four Product Terms, and Two Outputs



		BC		B	
A		00	01	11	10
0		1	1	0	1
1		1	0	0	0
		C			

$$F_1 = \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C}$$

$$\bar{F}_1 = AB + AC + BC$$


		BC		B	
A		00	01	11	10
0		1	0	0	0
1		0	1	1	1
		C			

$$F_2 = AB + AC + \bar{A}\bar{B}\bar{C}$$

$$\bar{F}_2 = \bar{A}C + \bar{A}B + A\bar{B}\bar{C}$$


PLA programming table


	Product term	Inputs A B C	Outputs	
			(C) F <sub>1</sub>	(T) F <sub>2</sub>
AB	1	1 1 -	1	1
AC	2	1 - 1	1	1
BC	3	- 1 1	1	-
$\bar{A}\bar{B}\bar{C}$	4	0 0 0	-	1







T-149 Connection Map for PAL® Device as Specified in Table 6-5






T-151 Actel® ACT 3® Structure (Reprinted Courtesy of Actel Corporation, © Actel Corp., 1993)









# Xilinx® XC4000™ FPGA Structure (Adapted with Permission of Xilinx, Inc.)




SRAM Bit Use in Xilinx® FPGAs



Example of Xilinx® Switch Matrix (Adapted with Permission of Xilinx®, Inc.)




(a) Switch Matrix Transistors



(b) Examples of Connections

# Simplified Diagram of a Xilinx® Configurable Logic Block (Adapted with permission of Xilinx®, Inc.)





Sketch of Xilinx® IOB Structure (Adapted with Permission of Xilinx®, Inc.)

