

Symbolic Convention for Addressing Modes

Addressing mode	Symbolic convention	Register transfer	Refers to Figure 9-4	
			Effective address	Contents of ACC
Direct	LDA <i>ADRS</i>	$ACC \leftarrow M[ADRS]$	500	800
Immediate	LDA # <i>NBR</i>	$ACC \leftarrow NBR$	251	500
Indirect	LDA [<i>ADRS</i>]	$ACC \leftarrow M[M[ADRS]]$	800	300
Relative	LDA \$ <i>ADRS</i>	$ACC \leftarrow M[ADRS + PC]$	752	600
Index	LDA <i>ADRS</i> (<i>R1</i>)	$ACC \leftarrow M[ADRS + R1]$	900	200
Register	LDA <i>R1</i>	$ACC \leftarrow R1$	—	400
Register indirect	LDA (<i>R1</i>)	$ACC \leftarrow M[R1]$	400	700

Name	Mnemonic
Load	LD
Store	ST
Move	MOVE
Exchange	XCH
Push	PUSH
Pop	POP
Input	IN
Output	OUT

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Add with carry	ADDC
Subtract with borrow	SUBB
Subtract reverse	SUBR
Negate	NEG

Name	Mnemonic
Clear	CLR
Set	SET
Complement	NOT
AND	AND
OR	OR
Exclusive-OR	XOR
Clear carry	CLRC
Set carry	SETC
Complement carry	COMC

Name	Mnemonic
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right with carry	RORC
Rotate left with carry	ROLC

Exponent E in decimal	Biased exponent $e = E + 127$	
	Decimal	Binary
- 126	$- 126 + 127 = 1$	00000001
- 001	$- 001 + 127 = 126$	01111110
000	$000 + 127 = 127$	01111111
+ 001	$001 + 127 = 128$	10000000
+ 126	$126 + 127 = 253$	11111101
+ 127	$127 + 127 = 254$	11111110

Name	Mnemonic
Branch	BR
Jump	JMP
Skip next instruction	SKP
Call procedure	CALL
Return from procedure	RET
Compare (by subtraction)	CMP
Test (by ANDing)	TEST

Branch condition	Mnemonic	Test condition
Branch if zero	BZ	$Z = 1$
Branch if not zero	BNZ	$Z = 0$
Branch if carry	BC	$C = 1$
Branch if no carry	BNC	$C = 0$
Branch if minus	BN	$N = 1$
Branch if plus	BNN	$N = 0$
Branch if overflow	BV	$V = 1$
Branch if no overflow	BNV	$V = 0$


Branch condition	Mnemonic	Condition	Status bits*
Branch if higher	BH	$A > B$	$C + Z = 0$
Branch if higher or equal	BHE	$A \geq B$	$C = 0$
Branch if lower	BL	$A < B$	$C = 1$
Branch if lower or equal	BLE	$A \leq B$	$C + Z = 1$
Branch if equal	BE	$A = B$	$Z = 1$
Branch if not equal	BNE	$A \neq B$	$Z = 0$

*Note that C here is a borrow bit.


Conditional Branch Instructions for Signed Numbers

Branch condition	Mnemonic	Condition	Status bits
Branch if greater	BG	$A > B$	$(N \oplus V) + Z = 0$
Branch if greater or equal	BGE	$A \geq B$	$N \oplus V = 0$
Branch if less	BL	$A < B$	$N \oplus V = 1$
Branch if less or equal	BLE	$A \leq B$	$(N \oplus V) + Z = 1$

Example Demonstrating Direct Addressing for a Data Transfer Instruction



Example Demonstrating Direct Addressing in a Branch Instruction



Numerical Example for Addressing Modes


PC = 250

R1 = 400

ACC

Opcode: Load to ACC

Memory	
250	Opcode Mode
251	ADRS or NBR = 500
252	Next instruction
400	700
500	800
752	600
800	300
900	200



External Interrupt Configuration

