

7 Color TFT-LCD

4/19()

7.3 Color TFT - LCD

7.3.1 TFT - Array

7.3.2

7.3.3 Color

7.3.4 LCD

7.4 TFT - LCD Design Simulation

7.4.1

7.4.2 TFT I - V Simulation

7.4.3

7.4.4

7.3 Color TFT-LCD

7.3.1 TFT-Array

7.3.2


7.3.3 Color

7.3.4 LCD


TFT-Panel

$(m \times n)$


$\{(3xm) \times n\}$ matrix



SVGA: 800 x 600
(2400 x 600) Matrix




Unit Cell & 가




TFT-LCD Module

System




Gate

Scan Pulse



Data Driver IC


Control



18-bit digital data

(V1~V9)

Line-by-Line
()



7.3 Color TFT-LCD

7.3.1 TFT-Array

7.3.2


7.3.3 Color

7.3.4 LCD


NW-Mode TN Cell

NW-Mode

- Higher C/R, True Black
- Less Cell Gap Dependent



Cell V-T



STN vs. TN


Gray Scale


Multiplex,

V_{th} : Threshold Voltage

V_{sat} : Saturation Voltage


Dynamic Range &





g - Correction & Gray Scale

$$T = T_{\max} \times (\text{gray \# / Max. Gray})^\gamma$$



• 視感覺 特性

&

7.3 Color TFT-LCD


7.3.1 TFT-Array

7.3.2

7.3.3 Color

7.3.4 LCD

Color



Primary Colors

- Red (**R**)
- Green (**G**)
- Blue (**B**)

$$\text{A color} = r\mathbf{R} + g\mathbf{G} + b\mathbf{B}$$

$$\bullet r = \mathbf{R} / (\mathbf{R} + \mathbf{G} + \mathbf{B})$$

$$\bullet g = \mathbf{G} / (\mathbf{R} + \mathbf{G} + \mathbf{B})$$

$$\bullet b = \mathbf{B} / (\mathbf{R} + \mathbf{G} + \mathbf{B})$$

$$r + g + b = 1$$


- 視覺 特性/
- Color Blance/Real White
- Color Temperature()
- Color Coordinates()

$$(r, g, b) \Rightarrow (x, y)$$

3-bit LDI

8

Gray Scale



Gray Scale & Color

$$\# \text{ of Color} = 2^n(\text{R}) \times 2^n(\text{G}) \times 2^n(\text{B}) = 2^{3n}$$

n = Source Driver IC bit

3 bit = 8-gray/RGB = 512 colors

4 bit = 16-gray/RGB = 4,096 colors

6 bit = 64-gray/RGB = 262,144 colors

8 bit = 256-gray/RGB = 16,777,216 colors

Analog IC = Continuous gray scale = full color

7.3 Color TFT-LCD

7.3.1 TFT-Array

7.3.2

7.3.3 Color

7.3.4 LCD


TFT-LCD

| | | Dot | Pixel | | |
|----|-------------|-----------|------------|--------|-------------|
| 1 | 320 x 240 | 76,800 | 230,400 | 4:3 | Quarter VGA |
| 2 | 640 x 400 | 256,000 | 768,000 | 16:10 | EGA |
| 3 | 640 x 480 | 307,200 | 921,600 | 4:3 | VGA |
| 4 | 800 x 480 | 384,000 | 1,152,000 | 15:9 | Wide VGA |
| 5 | 800 x 600 | 480,000 | 1,440,000 | 4:3 | SVGA |
| 6 | 1024 x 600 | 614,400 | 1,843,200 | ~17:10 | Wide SVGA |
| 7 | 1024 x 768 | 786,432 | 2,359,296 | 4:3 | XGA |
| 8 | 1280 x 1024 | 1,310,720 | 3,923,160 | 5:4 | SXGA |
| 9 | 1400 x 1050 | 1,470,000 | 4,410,000 | 4:3 | SXGA+ |
| 10 | 1600 x 1200 | 1,920,000 | 5,760,000 | 4:3 | UXGA |
| 11 | 1920 x 1080 | 2,073,600 | 6,220,800 | 16:9 | HDTV |
| 12 | 1920 x 1200 | 2,304,000 | 6,912,000 | 16:10 | Wide UXGA |
| 13 | 2048 x 1536 | 3,145,728 | 9,437,184 | 4:3 | QXGA |
| 14 | 3200 x 2400 | 7,680,000 | 23,040,000 | 4:3 | QUXGA |

Unit Pixel

dpi : dot per inch

| | | | |
|----------|-------|---|-----------|
| (a) 10.4 | VGA | : 0.3300mm (110.0 μ m x 330.0 μ m), | 77.0 dpi |
| (b) 12.1 | SVGA | : 0.3075mm (102.5 μ m x 307.5 μ m), | 82.6 dpi |
| (c) 14.1 | XGA | : 0.2795mm (93.0 μ m x 279.0 μ m), | 90.9 dpi |
| (d) 15.0 | SXGA+ | : 0.2175mm (72.5 μ m x 217.5 μ m), | 116.8 dpi |
| (e) 17.0 | SXGA | : 0.2700mm (90.0 μ m x 270.0 μ m), | 94.1 dpi |
| (f) 21.3 | UXGA | : 0.2700mm (90.0 μ m x 270.0 μ m), | 94.1 dpi |



7.4 TFT-LCD Design Simulation

7.4.1


7.4.2 TFT I-V Simulation

7.4.3

7.4.4


TFT-Array

Design Parameters



TFT-LCD Array

Parameters



TFT
(, W/L,)

Gate
(,)

Data
(,)


(,)

(ITO ,)


Black Matrix (CF)
(Aperture , Align)

Gate &


| | | Gate | (60 frame/s) | () |
|------|-------------|-------|--------------|--------------|
| VGA | 640 x 480 | 480 | 34 ms | 9.4", 10.4" |
| SVGA | 800 x 600 | 600 | 27 ms | 10.4", 12.1" |
| XGA | 1024 x 768 | 768 | 21 ms | 14.1", 15.0" |
| SXGA | 1280 x 1024 | 1,024 | 16 ms | 17.0", 18.1" |
| UXGA | 1600 x 1200 | 1,200 | 13 ms | 21.3", 30.0" |



TFT-LCD



TFT Writing Error Shading



7.4 TFT-LCD Design Simulation

7.4.1





7.4.2 TFT I-V Simulation

7.4.3



7.4.4

Switch

Unit Cell




Cell



TFT-Array Active Addressing

(3x3 matrix)



Line-by-Line Addressing

LCD Video Data (Digital)

| | | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

=


| | | | | | | | | |
|---|---|---|---|---|---|---|---|--|
| | | | | | | | | |
| | | | | | | | | |
| | | | ● | ● | ● | ● | ● | |
| | | ● | | | | ● | ● | |
| | ● | | | | ● | | ● | |
| ● | ● | ● | ● | ● | | | ● | |
| ● | | | | ● | | ● | | |
| ● | | | | ● | ● | | | |
| ● | ● | ● | ● | ● | | | | |

**Bit Image
in Memory**

**Pixels displayed
on Screen**



Animation of a (3x3) Matrix Operation

Even Frame



TFT


& Unit



$$DV = \frac{C_{gd}}{\{C_{lc} + C_s + C_{gd}\}} \times V_{p-p} \quad \text{---- (7.4.1)}$$

$$\Delta V = \frac{C_{gd}(on)}{C_{lc}(V_d) + C_s + C_{gd}(off)} \times V_{p-p} - \frac{C_{gd}(on) - C_{gd}(off)}{C_{lc}(V_d) + C_s + C_{gd}(off)} \times (V_d + V_{th}) \quad (7.4.4)$$

Cell



$$\langle V_{lc} \rangle_{\text{eff}} = \frac{1}{2 T_f} \sqrt{\int_{t=0}^{2T_f} \{ V_p(t) - V_{com} \}^2 dt} \quad \text{---- (7.4.2)}$$

$$V_{\text{offset}} = \frac{V_d^+ + V_d^-}{2} - V_{com} \quad \rightarrow \quad \text{DC}$$

7.4 TFT-LCD Design Simulation


7.4.1

7.4.2 TFT I-V Simulation


7.4.3

7.4.4

TFT Design



TFT - (I-V)




Non-saturation Condition

$(V_G > V_D + V_{th})$

$$I_d = K \left\{ 2(V_G - V_{th}) - V_D \right\} V_D \quad (7.4.5)$$

TFT

(K)



Saturation Condition



$$(V_G < V_D + V_{th})$$

$$I_d = K (V_G - V_{th})^2 \quad (7.4.6)$$

$$K = \frac{1}{2} m_{eff} C_g \frac{W}{L} \quad (7.4.7)$$

$$\sqrt{I_d} = \sqrt{K} (V_G - V_{th})$$

$$I_d = K \left\{ 2(V_G - V_{th}) - V_D \right\} V_D \quad (7.4.5)$$



$$V_D = V_d - V_p(t)$$

$$V_G = V_g - V_p(t)$$


$$I_d(t) = K \left[2 \left\{ V_g - V_{th} - V_d \right\} + \left\{ V_d - V_p(t) \right\} \right] \times \left[V_d - V_p(t) \right] \quad (7.4.10)$$

$$K = \frac{I_d(t)}{2 \left\{ V_g - V_{th} - V_d \right\}} \times \left[\frac{1}{V_d - V_p(t)} - \frac{1}{2 \left\{ V_g - V_{th} - V_d \right\} + \left\{ V_d - V_p(t) \right\}} \right] \quad (7.4.11)$$

$$K = \frac{I_d(t)}{2 \{V_g - V_{th} - V_d\}} \times \left[\frac{1}{V_d - V_p(t)} - \frac{1}{2 \{V_g - V_{th} - V_d\} + \{V_d - V_p(t)\}} \right] \quad (7.4.11)$$


$$I_d(t) = C_t \times \frac{dV_p(t)}{dt} \quad (7.4.12), \quad C_t = C_{lc} + C_s$$

$$K = \frac{C_t}{2 \{V_g - V_{th} - V_d\} t} \times \text{Ln} \left\{ \frac{\left[2 \{V_g - V_{th} - V_d\} + \{V_d - V_p(t)\} \right] \times [V_d - V_p(0)]}{\left[2 \{V_g - V_{th} - V_d\} + \{V_d - V_p(0)\} \right] \times [V_d - V_p(t)]} \right\} \quad (7.4.13)$$



(K) C_s, V_g

(Design Simulation)



<Simulation >

$$C_{lc} = 0.2\text{pF}$$

$$V_d = 10\text{V}$$

$$V_{th} = 3.5\text{V}$$

$$T = 27 \text{ msec (SVGA)}$$

$$= 99\%$$

(K) , V_g

(Design Simulation)

<Simulation >


C_{lc} = 0.2pF

C_s = 0.3pF

T = 27 msec(SVGA)

V_d = 10V

V_{th} = 3.5V



7.4 TFT-LCD Design Simulation

7.4.1

7.4.2 TFT I-V

7.4.3 TFT Design Simulation

7.4.4 Design Simulation

7.4.5 Design Simulation

Storage Capacitor (Cs)

1. Cell (VHR)

2. Kickback


3. Image Quality

Contrast Ratio & Flicker

Cs 가

TFT 가


Storage Capacitor(C_s)



V_i : (Black)
 T_f : Frame (TFT off , 1/60sec)
 V_{drop} :

$$C_{LC} = \epsilon_{LC} A_{ITO} / d_{LC}$$

$$R_{LC} = r_{LC} d_{LC} / A_{ITO}$$



$$A_{ITO} = S / (m \times n):$$

$$S: \quad (\quad)$$


d_{LC} : Cell Gap

$$R_{LC} C_{LC} = r_{LC} \epsilon_{LC} \ll T_f$$

ex) $\epsilon_{LC} = 5 \sim 10 \epsilon_0$, $T_f = 1/60$ sec

$$r_{LC} \gg 10^{10} \text{ W-cm}$$

Ioff Margin & Cs



$$V_{lc}(t) = V_{lc}(0) [\text{Exp}(-t/R_{off} C_t)] \quad (7.4.21)$$

$$V_{drop} = V_{lc}(0) - V_p(t)$$

$$V_{drop} = V_{lc}(0) [1 - \text{Exp}(-T_f / R_{off} C_t)] \quad (7.4.22)$$

$$R_{off} > (T_f / C_t) / \text{Ln}\{V_{lc}(0) / (V_{lc}(0) - V_{drop})\} \quad (7.4.23)$$

$V_{drop} \ll 1$ gray level (<20 mV for 64-gray scale)

Exemple (I_{off} Margin)

$T_f = 16.7$ msec (60 frame/sec)

$V_{lc}(0) = 5V$ (, Black)

$C_{lc} = 0.2pF$, $C_s = 0.5pF$

$V_{drop} < 20$ mV 가 I_{off} ?

From Eq.(7.4.23)

$$R_{off} > \frac{16.7 \times 10^{-3} \text{ sec}}{(0.8 \times 10^{-12} \text{ F}) \times \ln[5.0V / (5.0V - 0.02V)]} = 5.21 \times 10^{12} \Omega$$

$$I_{off} < \frac{V_p(0)}{R_{off}} = \frac{5 \text{ V}}{5.21 \times 10^{12} \Omega} = 0.96 \times 10^{-12} \text{ A}$$

7.4 TFT-LCD Design Simulation

7.4.1


7.4.2 TFT I-V

7.4.3 TFT Design Simulation

7.4.4 Design Simulation

7.4.5 Design Simulation


Gate



| | | |
|-------------------|----------------------|---------------|
| Cg: TFT | Gate | (SiNx) |
| Cg-c: Gate | - | (L/C) |
| CGD: Gate | - Data | (SiNx) |
| Cgd: TFT | Gate - Drain | (SiNx) |
| Cgs: TFT | Gate - Source | (SiNx) |
| Cg-p: Gate | - | (L/C) |

Gate

RC-Delay




Effective TFT on time = Gate Pulse Width - RC Delay

Ex) SVGA (800 x 600)

$T_{on} = 27$ msec

Design Rule: $RC < 20\%$ of $T_{on} \rightarrow RC\text{-Delay} < 5$ msec

Writing Error & Shading





RC-delay Design Rule

* RC-Delay :
20% of Writing Time

| AMLCD | Gate | Matrix(Cell) | Writing Time | RC |
|------------|----------|---------------|--------------|----------|
| 10.4" VGA | 211.2 mm | 480 x 640 x 3 | 32 msec | 6.4 msec |
| 12.1" SVGA | 246.0 mm | 480 x 640 x 3 | 27 msec | 5.4 msec |
| 13.3" XGA | 270.3 mm | 480 x 640 x 3 | 21 msec | 4.2 msec |
| 17.0" SXGA | 337.9 mm | 480 x 640 x 3 | 16 msec | 3.2 msec |
| 21.3" UXGA | 432.0 mm | 480 x 640 x 3 | 13 msec | 2.6 msec |

Data



CGD: Data - Gate (SiNx)

Cd-c: Data - (L/C)

Cgs: TFT Gate - Source (SiNx)

Cd-p: Data - (L/C)

Home Work (II)

< , p338 >

Due:

(4/21, 金)

5. 60 frame/sec

12.1 SVGA TFT-LCD

TFT-LCD

TFT

On

.

XGA

TFT

On

.

10.

7.4.15,

7.4.16

14.1

XGA

LCD

.

gate

RC-Delay

4 μ sec