

Am29F040B

4 Megabit (512 K x 8-Bit) CMOS 5.0 Volt-only, Sector Erase Flash Memory

DISTINCTIVE CHARACTERISTICS

- **5.0 V \pm 10% for read and write operations**
 - Minimizes system level power requirements
- **Manufactured on 0.35 μ m process technology**
 - Compatible with 0.5 μ m Am29F040 device
- **High performance**
 - Access times as fast as 55 ns
- **Low power consumption**
 - 20 mA typical active read current
 - 30 mA typical program/erase current
 - <1 μ A typical standby current (standard access time to active mode)
- **Flexible sector architecture**
 - 8 uniform sectors of 64 Kbytes each
 - Any combination of sectors can be erased
 - Supports full chip erase
 - Sector protection:
 - A hardware method of locking sectors to prevent any program or erase operations within that sector
- **Embedded Algorithms**
 - Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
 - Embedded Program algorithm automatically writes and verifies bytes at specified addresses
- **Minimum 100,000 write/erase cycles guaranteed**
- **Package options**
 - 32-pin PLCC, TSOP, or PDIP
- **Compatible with JEDEC standards**
 - Pinout and software compatible with single-power-supply Flash standard
 - Superior inadvertent write protection
- **Data# Polling and toggle bits**
 - Provides a software method of detecting program or erase cycle completion
- **Erase Suspend/Resume**
 - Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the erase operation

GENERAL DESCRIPTION

The Am29F040B is a 4 Mbit, 5.0 volt-only Flash memory organized as 524,288 Kbytes of 8 bits each. The 512 Kbytes of data are divided into eight sectors of 64 Kbytes each for flexible erase capability. The 8 bits of data appear on DQ0–DQ7. The Am29F040B is offered in 32-pin PLCC, TSOP, and PDIP packages. The Am29F040B is manufactured using AMD's 0.35 μ m process technology. This device is designed to be programmed in-system with the standard system 5.0 volt V_{CC} supply. A 12.0 volt V_{PP} is not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

This device retains all the features of the Am29F040 device, and is intended to be fully compatible with it. In addition, the Am29F040B has a second toggle bit, DQ2, and also offers the ability to program in the Erase Suspend mode. All previous specifications remain the same as for the Am29F040.

The standard Am29F040B offers access times of 55 ns, 70 ns, 90 ns, 120 ns, and 150 ns, allowing high-speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 Volt Flash or EPROM devices.

The device is programmed by executing the program command sequence. This invokes the Embedded Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The device is erased by executing the erase command sequence. This invokes the Embedded Erase algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. A sector is typically erased and verified within one second. The device is erased when shipped from the factory.

The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory.

The Erase Suspend feature enables the system to put erase on hold for any period of time to read data from, or program data to, a sector that is not being erased. True background erase can thus be achieved.


The device requires only a single 5.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations during power transitions. The host system can detect whether a program or erase cycle is complete through the DQ7 or DQ6 status bits. After a program or erase cycle has been completed, the device automatically resets to the read mode.

AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

PRODUCT SELECTOR GUIDE


Family Part No:	Am29F040B				
Ordering Part No: $V_{CC} = 5.0\text{ V} \pm 5\%$	-55				
$V_{CC} = 5.0\text{ V} \pm 10\%$		-70	-90	-120	-150
Max Access Time (ns)	55	70	90	120	150
CE# Access (ns)	55	70	90	120	150
OE# Access (ns)	25	30	35	50	55

BLOCK DIAGRAM




21445A-1



CONNECTION DIAGRAMS



21445A-2



21445A-3




21445A-4

PIN CONFIGURATION

- A0–A18 = Address Inputs
- DQ0–DQ7 = Data Input/Output
- CE# = Chip Enable
- WE# = Write Enable
- OE# = Output Enable
- V_{SS} = Device Ground
- V_{CC} = 5.0 V single power supply
(±10% for -70, -90, -120, -150)
(±5% for -55)


LOGIC SYMBOL



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Combinations	
Am29F040B-55	JC, JI, JE, EC, EI, EE, FC, FI, FE
Am29F040B-70	
Am29F040B-90	PC, PCB, PI, PIB, PE, PEB, JC, JCB, JI, JIB, JE, JEB, EC, ECB, EI, EIB, EE, EEB, FC, FCB, FI, FIB, FE, FEB
Am29F040B-120	
Am29F040B-150	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

DEVICE BUS OPERATIONS

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 2 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Read Mode

To read data from the DQ0–DQ7 outputs, the system must drive the CE# and OE# pins to V_{IL} . CE# is the power control and selects the device. OE# is the output control and gates data to the output pins.

The device automatically enters the read mode after device power-up, ensuring that no spurious alteration of device data occurs during the power transition. In the read mode, no command is necessary to obtain data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See “Reading Data” for more information. Refer to the AC Read Only Operations table for timing specifications and to Figure 8 for the timing diagram. I_{CC1} in the DC Characteristics tables represents the CMOS- or TTL/NMOS-compatible active current specification for the read mode.

Write Mode

To erase or program the device, the system must drive WE# and CE# to V_{IL} , and OE# to V_{IH} . While programming occurs one byte at a time, data is erased one sector at a time. Table 1 indicates the address space that each sector contains.

The Command Definitions section provides the requirements for initiating program and erase operations. Refer to AC Characteristics, Write (Erase/Program) Operations table for timing specifications. Figure 9

shows the timing diagram for erase operations, and Figure 10 shows the timing diagram for program operations. I_{CC2} in the DC Characteristics tables represents the CMOS- or TTL/NMOS-compatible active current specification for the write mode.

Table 1. Sector Addresses Table

	A18	A17	A16	Address Range
SA0	0	0	0	00000h–0FFFFh
SA1	0	0	1	10000h–1FFFFh
SA2	0	1	0	20000h–2FFFFh
SA3	0	1	1	30000h–3FFFFh
SA4	1	0	0	40000h–4FFFFh
SA5	1	0	1	50000h–5FFFFh
SA6	1	1	0	60000h–6FFFFh
SA7	1	1	1	70000h–7FFFFh

Note: All sectors are 64 Kbytes in size.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, power consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device has two standby modes. The device enters the CMOS standby mode when the CE# input held at $V_{CC} \pm 0.5$ V. (Note that this is a more restricted voltage range than V_{IH} .) The device enters the TTL standby mode when CE# is held at V_{IH} . I_{CC3} in the DC Characteristics tables represents the CMOS- or TTL/NMOS-compatible standby current specification. The device requires only the standard access time (t_{CE}) to read data when in the standby mode.

If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

Output Disable Mode

When the OE# input is at a V_{IH} , output from the device is disabled. This places the output pins in a high impedance state.

Table 2. Am29F040B Device Bus Operations

Operation	CE#	OE#	WE#	A0	A1	A6	A9	DQ0–DQ7
Read	V _{IL}	V _{IL}	V _{IH}	A0	A1	A6	A9	D _{OUT}
Write (Note 1)	V _{IL}	V _{IH}	V _{IL}	A0	A1	A6	A9	D _{IN}
TTL Standby	V _{IH}	X	X	X	X	X	X	HIGH Z
CMOS Standby	V _{CC} ± 0.5 V	X	X	X	X	X	X	HIGH Z
Output Disable	V _{IL}	V _{IH}	V _{IH}	X	X	X	X	HIGH Z
Autoselect Manufacturer Code (Note 2)	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _{IL}	V _{ID}	Code
Autoselect Device Code (Note 2)	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IL}	V _{IL}	V _{ID}	Code
Verify Sector Protect (Notes 2, 3)	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{ID}	Code

Legend:

X = Don't Care. See DC Characteristics for voltage levels.

Notes:

1. D_{IN} represents unlock cycle data, erase or program command, or program data. Refer to Table 4 for command definitions.
2. Manufacturer and device codes, and sector protection verification, may also be accessed via a command register write sequence. Refer to Table 4.
3. Refer to the section on Sector Protection.

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in

Table 3. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 4). Table 3 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command sequence, as shown in Table 4. This method does not require V_{ID}. Refer to the Autoselect Command Sequence section for more information.

Table 3. Am29F040B Autoselect Codes

Description	A18–A16	A15–A10	A9	A8–A7	A6	A5–A2	A1	A0	Identifier Code on DQ7–DQ0
Manufacturer ID: AMD	X	X	V _{ID}	X	V _{IL}	X	V _{IL}	V _{IL}	01h
Device ID: Am29F040B	X	X	V _{ID}	X	V _{IL}	X	V _{IL}	V _{IH}	A4h
Sector Protection Verification	Sector Address	X	V _{ID}	X	V _{IL}	X	V _{IH}	V _{IL}	01h (protected)
									00h (unprotected)

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. Sector protection/unprotection are both accomplished using programming equipment. Details on implementing sector protection/unprotection are provided in a supplement, publication number 19957, Contact an AMD representative to obtain a copy of this document.

The device is shipped with all sectors unprotected. AMD offers the option of programming and protecting sectors at its factory prior to shipping the device through AMD's ExpressFlash™ Service. Contact an AMD representative for details.

It is possible to determine if a sector is protected in system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the appropriate highest order address bits (see Table 3) indicate the desired sector address, produces a logical "1" at DQ0 for a protected sector, and a logical "0" for an unprotected sector.

HARDWARE DATA PROTECTION

The command sequence requirement of unlock cycles for programming or erasing provides data protection (refer to Table 4 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} (see DC Characteristics for voltage levels), the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled. Under this condition the device resets to the read mode. Subsequent writes are ignored until the V_{CC} level is greater than V_{LKO} . The system must ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be at V_{IL} while OE# is at V_{IH} .

Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

COMMAND DEFINITIONS

Writing specific address and data commands or sequences into the command register initiates device operations. Table 4 defines the valid register command sequences. **Writing incorrect address and data values or writing them in the improper sequence resets the device to the read mode.**

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

Reading Data

The device automatically enters the read mode after device power up. In the read mode, no commands are required to retrieve data.

The device automatically returns to the read mode after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after which the system can read data. The device returns to the erase-suspend-read mode after completing an erase-suspend-program operation. See the Erase Suspend/Erase Resume Commands for more information.

The system must issue the reset command to return the device to the read mode if DQ5 goes high, or while in the autoselect mode.

The Read Only Operations table provides the read parameters, and Figure 8 shows the timing diagram. See also the Read Mode section for more information.

Reset Command

Writing the reset command to the device resets the device to the read mode. Address bits don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence, before programming begins. This resets the device to the read mode. Once programming begins, however, the

device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode.

If DQ5 goes high during an Embedded Erase or Program operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).

Refer to the AC Characteristics section for reset parameters, and to Figure 8 section for the timing diagram.

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. Table 4 shows the address and data requirements. This method is an alternative to that shown in Table 2, which is intended for PROM programmers and requires V_{ID} on an address pin A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode; the system may read at any address any number of times without initiating another command sequence. A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Table 1 for valid sector addresses.

The system must write the reset command to return to the read mode.

Byte Program Command Sequence

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. The byte program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verify the programmed cell margin. Table 4 shows the address and data requirements for the byte program command sequence.


When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the

status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the chip during the Embedded Program Algorithm are ignored.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a “0” back to a “1”.** Attempting to do so may halt the device and set DQ5 to “1,” or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still “0”. Only erase operations can convert a “0” to a “1”.

Figure 1 illustrates the algorithm for the program operation. Refer to the Write (Erase/Program) Operations table in the AC Characteristics section for parameters, and the AC Characteristics section for timing diagrams.



Note: See Table 4 for program command sequence.

21445A-6

Figure 1. Program Operation

Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. Table 4 shows the address and data requirements for the chip erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

Any commands written to the device during the chip erase operation are ignored. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to the Write Operation Status section for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched.

Figure 2 illustrates the algorithm for the erase operation. Refer to the Write (Erase/Program) Operations tables in the AC Characteristics section for parameters, and the AC Characteristics section for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 4 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 80 μ s begins. During the time-out period, additional sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 80 μ s, otherwise the last address and command might not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 80 μ s, the system need not monitor DQ3. **Any command other than Sector Erase or Erase Sus-**


pend during the time-out period resets the device to the read mode. The system must rewrite the command sequence, along with any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the section on DQ3: Sector Erase Timer.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.)

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. (Refer to the Write Operation Status section for information on these status bits.)

Figure 2 illustrates the algorithm for the erase operation. Refer to the Write (Erase/Program) Operations tables in the AC Characteristics section for parameters, and the AC Characteristics section for timing diagrams.



Notes:

1. See Table 4 for erase command sequence.
2. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the command might not have been accepted.

21445A-7

Figure 2. Erase Operation

Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data

from, or program data to, any sector not selected for erasure. This command is applicable only during the sector erase operation, including the 80 μ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Addresses are “don’t-cares” when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 15 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the device enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device “erase suspends” all such sectors.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is in Erase Suspend. Refer to the Write Operation Status section for more information on these status bits.

After an erase-suspended program operation is complete, the device returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Byte Program operation. Refer to the Write Operation Status section for more information.

The system must write the Erase Resume command (address bits are “don’t cares”) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Table 4. Am29F040B Command Definitions

Command Sequence	Bus Cycles Req'd	First Bus Read/Write Cycle		Second Bus Read/Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 3)	1	RA	RD										
Reset (Note 4)	1	XXX	F0										
Autoselect Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01				
Autoselect Device ID	4	555	AA	2AA	55	555	90	X01	A4				
Autoselect Sector Protect Verify (Note 5)	4	555	AA	2AA	55	555	90	SA X02	00				
		555	AA	2AA	55	555	90		01				
Byte Program	4	555	AA	2AA	55	555	A0	PA	PD				
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Erase Suspend (Note 6)	1	XXX	B0										
Erase Resume (Note 7)	1	XXX	30										

Legend:

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE# or CE# pulse.

PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# pulse.

SA = Address of the sector to be erased or verified. Address bits A18–A16 uniquely select any sector.

Notes:

1. All values are in hexadecimal.
2. See Table 2 for descriptions of bus operations.
3. No unlock or command cycles required when device is in read mode.
4. The Reset command is required to return to the read mode when the device is in the autoselect mode or if DQ5 goes high.
5. The data is 00h for an unprotected sector and 01h for a protected sector. The complete bus address is composed of the sector address (A18–A16), A1 = 1, and A0 = 0.
6. Read and program functions in non-erasing sectors are allowed in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
7. The Erase Resume command is valid only during the Erase Suspend mode.
8. Unless otherwise noted, address bits A18–A11 are don't care.

WRITE OPERATION STATUS

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6 and DQ7. Table 5 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These two bits are discussed first.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the true datum last written to DQ7. The system must provide the address being programmed to obtain valid DQ7 status. If a program address falls within a protected sector, Data# Polling on DQ7 is valid for approximately 2 μ s, then returns to the read mode.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.


After the erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is valid for approximately 100 μ s, then returns to the read mode. Otherwise, the Embedded Erase algorithm erases sectors that are unprotected and ignores selected sectors that are protected.

When the device enters the Erase Suspend mode, DQ7 switches from "0" to "1". The address of an erasing sector must be applied to determine from DQ7 whether the device is in the Erase Suspend mode. During the erase-suspend-program mode, Data# Polling responds in the same manner as during the standard Byte Program mode.

Just prior to the completion of Embedded Program operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. At the instant the device completes the Embedded Program operation and DQ7 has valid data,

the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.

Table 5 shows the outputs for Data# Polling on DQ7. Figure 3 shows the Data# Polling algorithm. Figure 11 in the AC Characteristics section shows the Data# Polling timing diagrams.



Notes:

1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

21445A-8

Figure 3. Data# Polling Algorithm

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the program or erase command sequence (prior to the program or erase operation), and during the sector erase time-out.


During an Embedded Program or Erase algorithm operation, successive read cycles to any address causes DQ6 to toggle (that is, the state of DQ6 toggles with each OE# or CE# read cycle provided by the system). Once the Embedded Program or Erase algorithm operation is complete, DQ6 stops toggling. The system can read valid data on DQ7–DQ0 on the following read cycle. DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to the read mode. If not all sectors are protected, the Embedded Erase algorithm erases all unprotected sectors and ignores selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 2 μ s after the program command sequence is written, then returns to the read mode.

Table 5 shows the outputs for Toggle Bit I on DQ6. Figure 4 shows the toggle bit algorithm. Figure 12 in the AC Characteristics section shows the toggle bit timing diagram. Figure 13 shows the differences between DQ2 and DQ6 in graphical form. See also the DQ2: Toggle Bit II subsection.



Note: The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1". See the subsections on DQ2 and DQ6 for more information.

21445A-9

Figure 4. Toggle Bit Algorithm

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a “1”. This is a failure condition that indicates the program or erase cycle was not successfully completed.

The DQ5 failure condition may appear if the system tries to program a “1” into a location that is already a “0”. **Only an erase operation can change a “0” back to a “1”.** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a “1”.

The system must issue the reset command to return the device to the read mode (or to the erase-suspend-read mode if the device was previously in the erase-suspend program mode).

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from “0” to “1.” If the time between additional sector erase commands from the system can be assumed to be less than 80 μs, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If

DQ3 is a “1”, the internally controlled erase cycle has begun; attempts to write subsequent commands (other than Erase Suspend) to the device are ignored until the erase operation is complete. If DQ3 is “0”, the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 5 shows the status of DQ3 under various conditions.

DQ2: Toggle Bit II

The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. The device toggles DQ2 with each OE# or CE# read cycle.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 5 to compare outputs for DQ2 and DQ6.

Figure 4 shows the toggle bit algorithm. Figure 12 shows the toggle bit timing diagram. Figure 13 shows the differences between DQ2 and DQ6 in graphical form. See also the DQ6: Toggle Bit I subsection.

Table 5. Write Operation Status

Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	
Standard Mode	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	
Erase Suspend Mode	Erase-Suspend-Read	Erase Suspended Sector	1	No toggle	0	N/A	Toggle
		Non-Erase Suspended Sector	Data	Data	Data	Data	Data
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	

Notes:

1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	
Ceramic Packages	-65°C to +150°C
Plastic Packages	-65°C to +125°C
Ambient Temperature	
with Power Applied.	-55°C to +125°C
Voltage with Respect to Ground	
V_{CC} (Note 1)	-2.0 V to 7.0 V
A9, OE# (Note 2)	-2.0 V to 13.5 V
All other pins (Note 1)	-2.0 V to 7.0 V
Output Short Circuit Current (Note 3)	200 mA

Notes:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is $V_{CC} + 0.5$ V. During voltage transitions, input and I/O pins may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns.
2. Minimum DC input voltage on A9 pin is -0.5 V. During voltage transitions, A9 and OE# may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9 and OE# is 12.5 V which may overshoot to 13.5 V for periods up to 20 ns.
3. No more than one output shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C

Extended (E) Devices


Ambient Temperature (T_A) -55°C to +125°C

V_{CC} Supply Voltages

V_{CC} for Am29F040B-55 +4.75 V to +5.25 V


V_{CC} for Am29F040B
-70, -90, -120, -150 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



21445A-10

Figure 5. Maximum Negative Overshoot Waveform



21445A-1

Figure 6. Maximum Negative Overshoot Waveform

DC CHARACTERISTICS

TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			± 1.0	μA
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CC}$ Max, A9 = 12.5 V			50	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			± 1.0	μA
I_{CC1}	V_{CC} Active Read Current (Note 1)	$CE\# = V_{IL}$, $OE\# = V_{IH}$		20	30	mA
I_{CC2}	V_{CC} Active Write (Program/Erase) Current (Notes 2, 3)	$CE\# = V_{IL}$, $OE\# = V_{IH}$		30	40	mA
I_{CC3}	V_{CC} Standby Current	$V_{CC} = V_{CC}$ Max, $CE\# = V_{IH}$		0.4	1.0	mA
V_{IL}	Input Low Level		-0.5		0.8	V
V_{IH}	Input High Level		2.0		$V_{CC} + 0.5$	V
V_{ID}	Voltage for Autoselect and Sector Protect	$V_{CC} = 5.25$ V	10.5		12.5	V
V_{OL}	Output Low Voltage	$I_{OL} = 12$ mA, $V_{CC} = V_{CC}$ Min			0.45	V
V_{OH}	Output High Level	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC}$ Min	2.4			V
V_{LKO}	Low V_{CC} Lock-Out Voltage		3.2		4.2	V


CMOS Compatible

Parameter Symbol	Parameter Description	Test Description	Min	Typ	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			± 1.0	μA
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CC}$ Max, A9 = 12.5 V			50	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max			± 1.0	μA
I_{CC1}	V_{CC} Active Read Current (Note 1)	$CE\# = V_{IL}$, $OE\# = V_{IH}$		20	30	mA
I_{CC2}	V_{CC} Active Program/Erase Current (Notes 2, 3)	$CE\# = V_{IL}$, $OE\# = V_{IH}$		30	40	mA
I_{CC3}	V_{CC} Standby Current (Note 4)	$V_{CC} = V_{CC}$ Max, $CE\# = V_{CC} \pm 0.5$ V		1	5	μA
V_{IL}	Input Low Level		-0.5		0.8	V
V_{IH}	Input High Level		$0.7 \times V_{CC}$		$V_{CC} + 0.3$	V
V_{ID}	Voltage for Autoselect and Sector Protect	$V_{CC} = 5.25$ V	10.5		12.5	V
V_{OL}	Output Low Voltage	$I_{OL} = 12.0$ mA, $V_{CC} = V_{CC}$ Min			0.45	V
V_{OH1}	Output High Voltage	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC}$ Min	$0.85 V_{CC}$			V
V_{OH2}		$I_{OH} = -100$ μA , $V_{CC} = V_{CC}$ Min	$V_{CC} - 0.4$			V
V_{LKO}	Low V_{CC} Lock-out Voltage		3.2		4.2	V

Notes for DC Characteristics (both tables):

1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is less than 2 mA/MHz, with OE# at V_{IH} .
2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
3. Not 100% tested.
4. For CMOS mode only, $I_{CC3} = 20$ μA max at extended temperatures ($> +85^{\circ}C$).

TEST CONDITIONS



Note: Diodes are IN3064 or equivalent

Figure 7. Test Setup

Table 1. Test Specifications

Test Condition	-55	All others	Unit
Output Load	1 TTL gate		
Output Load Capacitance, C_L (including jig capacitance)	30	100	pF
Input Rise and Fall Times	5	20	ns
Input Pulse Levels	0.0–3.0	0.45–2.4	V
Input timing measurement reference levels	1.5	0.8	V
Output timing measurement reference levels	1.5	2.0	V

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State


KS000010-PAL

AC CHARACTERISTICS
Read Only Operations

Parameter Symbols		Description	Test Setup	Speed Options (Note 1)					Unit	
JEDEC	Standard			-55	-70	-90	-120	-150		
t_{AVAV}	t_{RC}	Read Cycle Time (Note 3)	Min	55	70	90	120	150	ns	
t_{AVQV}	t_{ACC}	Address to Output Delay	CE# = V_{IL} , OE# = V_{IL}	Max	55	70	90	120	150	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	OE# = V_{IL}	Max	55	70	90	120	150	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	30	30	35	50	55	ns
	t_{OEH}	Output Enable Hold Time (Note 3)	Read	Min	0	0	0	0	0	ns
			Toggle and Data# Polling	Min	10	10	10	10	10	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Notes 2, 3)	Max	18	20	20	30	35	ns	
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Notes 2, 3)		18	20	20	30	35	ns	
t_{AXQX}	t_{OH}	Output Hold Time from Addresses, CE# or OE#, Whichever Occurs First	Min	0	0	0	0	0	ns	

Notes:

1. See Figure 7 and Table 1 for test conditions.
2. Output driver disable time.
3. Not 100% tested.



21445A-3

Figure 8. Read Operation Timings


AC CHARACTERISTICS

Write (Erase/Program) Operations

Parameter Symbols		Description		Speed Options					Unit
JEDEC	Standard			-55	-70	-90	-120	-150	
t_{AVAV}	t_{WC}	Write Cycle Time (Note 2)	Min	55	70	90	120	150	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	0	0	0	ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	40	45	45	50	50	ns
t_{DVVWH}	t_{DS}	Data Setup Time	Min	25	30	45	50	50	ns
t_{WHDX}	t_{DH}	Data Hold Time	Min	0	0	0	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	0	0	0	ns
t_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0	0	0	0	0	ns
t_{ELWL}	t_{CS}	CE# Setup Time	Min	0	0	0	0	0	ns
t_{WHEH}	t_{CH}	CE# Hold Time	Min	0	0	0	0	0	ns
t_{WLWH}	t_{WP}	Write Pulse Width	Min	30	35	45	50	50	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20	20	20	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	7	7	7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)	Typ	1	1	1	1	1	sec
			Max	8	8	8	8	8	sec
t_{WHWH3}	t_{WHWH3}	Chip Erase Operation (Note 1)	Typ	8	8	8	8	8	sec
			Max	64	64	64	64	64	sec
	t_{VCS}	V_{CC} Setup Time (Note 2)	Min	50	50	50	50	50	μ s

Notes:

1. This does not include the preprogramming time.
2. Not 100% tested.




Note: SA is the sector address for Sector Erase. Addresses = don't care for Chip Erase. Address and data values are in hexadecimal.

21445A-4

Figure 9. Chip/Sector Erase Operation Timings

AC CHARACTERISTICS




Notes:

1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. DQ7# is the complement of the data written to the device.
4. D_{OUT} is the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.
6. All address and data values are in hexadecimal.

21445A-5

Figure 10. Program Operation Timings




*DQ7 = Valid Data (The device has completed the Embedded operation.)

21445A-6

Figure 11. Data# Polling Timings (During Embedded Algorithm Operations)


AC CHARACTERISTICS



*The toggle bit stops toggling (The device has completed the Embedded operation.)

21445A-7

Figure 12. Toggle Bit Timings (During Embedded Algorithm Operations)



Note: Both DQ6 and DQ2 toggle with OE# or CE#. See the text on DQ6 and DQ2 in the Write Operation Status section for more information.

21445A-8

Figure 13. DQ2 vs. DQ6

AC CHARACTERISTICS

Write (Erase/Program) Operations


Alternate CE# Controlled Writes

Parameter Symbols		Description		Speed Options					Unit
JEDEC	Standard			-55	-70	-90	-120	-150	
t_{AVAV}	t_{WC}	Write Cycle Time (Note 2)	Min	55	70	90	120	150	ns
t_{AVEL}	t_{AS}	Address Setup Time	Min	0	0	0	0	0	ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	40	45	45	50	50	ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	25	30	45	50	50	ns
t_{EHDX}	t_{DH}	Data Hold Time	Min	0	0	0	0	0	ns
t_{GHEL}	t_{GHEL}	Read Recover Time Before Write	Min	0	0	0	0	0	ns
t_{WLEL}	t_{WS}	WE# Setup Time	Min	0	0	0	0	0	ns
t_{EHWH}	t_{WH}	WE# Hold Time	Min	0	0	0	0	0	ns
t_{ELEH}	t_{CP}	CE# Pulse Width	Min	30	35	45	50	50	ns
t_{EHEL}	t_{CPH}	CE# Pulse Width High	Min	20	20	20	20	20	ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	7	7	7	7	7	μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)	Typ	1	1	1	1	1	sec
			Max	8	8	8	8	8	sec
t_{WHWH3}	t_{WHWH3}	Chip Erase Operation (Note 1)	Typ	8	8	8	8	8	sec
			Max	64	64	64	64	64	sec
	t_{VCS}	V_{CC} Setup Time (Note 2)	Min	30	50	50	50	50	μ s

Notes:

1. This does not include the preprogramming time.
2. Not 100% tested.

AC CHARACTERISTICS



Notes:

1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. DQ7# is the complement of the data written to the device.
4. DOUT is the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

21445A-9

Figure 14. Alternate CE# Controlled Program Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

Parameter	Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time	1	8	sec	Excludes 00h programming prior to erasure (Note 4)
Chip Erase Time	8	64	sec	
Byte Programming Time	7	300	μs	Excludes system-level overhead (Note 5)
Chip Programming Time (Note 3)	3.6	10.8	sec	

Notes:

1. Typical program and erase times assume the following conditions: 25°C, 5.0 V V_{CC}, 100,000 cycles. Additionally, programming typicals assume checkerboard pattern.
2. Under worst case conditions of 90°C, V_{CC} = 4.5 V, 100,000 cycles.
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set DQ5 = 1. See the section on DQ5 for further information.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 4 for further information on command definitions.
6. The device has a typical erase and program cycle endurance of 1,000,000 cycles. 100,000 cycles are guaranteed.

LATCHUP CHARACTERISTICS

	Min	Max
Input Voltage with respect to V_{SS} on all I/O pins	-1.0 V	$V_{CC} + 1.0$ V
V_{CC} Current	-100 mA	+100 mA

Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5.0$ V, one pin at a time.

TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	6	7.5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	7.5	9	pF

Notes:

1. Sampled, not 100% tested.
2. Test conditions $T_A = 25^\circ\text{C}$, $f = 1.0$ MHz.

PLCC AND PDIP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0$	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	8	12	pF
C_{IN2}	Control Pin Capacitance	$V_{PP} = 0$	8	12	pF


Notes:

1. Sampled, not 100% tested.
2. Test conditions $T_A = 25^\circ\text{C}$, $f = 1.0$ MHz.

PHYSICAL DIMENSIONS


PD 032

32-Pin Plastic DIP (measured in inches)



PL 032


32-Pin Plastic Leaded Chip Carrier (measured in inches)



PHYSICAL DIMENSIONS (continued)

TS 032


32-Pin Standard Thin Small Outline Package (measured in millimeters)



PHYSICAL DIMENSIONS (continued)

TSR032

32-Pin Reversed Thin Small Outline Package (measured in millimeters)



Trademarks

Copyright © 1997 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.