LinkSmart 64ME

L43L16064 64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

PRELIMINARY

A

Revision history

Rev. No	 Approved date 	History	Remark (purpose)
A	September 2 2002	Initial issue	Preliminary

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

A

■ DESCRIPTION

The LST L43L16064 is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 16-bit format. The L43L16064 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The L43L16064 SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a conventional DRAM.

The L43L16064 is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters/accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

■ PRODUCT LINE & FEATURES

		L43L	16064		
Paramo	eter	-75	Reference Value @66MHz(CL=2)		
CL - t _{RCD} - t _{RP}		3 - 3 - 3 clk min.	2 - 2 - 2 clk min.		
Clock Frequency		133 MHz max.	66 MHz max.		
Burst Mode Cycle	CL=2	10 ns min.	15ns min.		
Time	CL=3	7.5 ns min.	10 ns min.		
Access Time From	CL=2	6 ns max.	8 ns max.		
Clock	CL=3	6 ns max.	6 ns max		
Operating Current		90 mA max.	70 mA max.		
Power Down Mode	Current (I _{CC2P})	1 mA max.	1 mA max.		
Self Refresh Curren	t (I _{CC6})	1 mA max.	1 mA max.		

- Single +3.3 V Supply ±0.3 V tolerance
- LVTTL compatible I/O interface
- 4 K refresh cycles every 64 ms
- Four bank operation
- Burst read/write operation and burst read/single write operation capability
- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 15.6 μs)
- CKE power down mode
- Output Enable and Input Data Mask

L43L16064 64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

 \mathbf{A}

■ PIN ASSIGNMENTS AND DESCRIPTIONS

54-Pin TSOP(II) (TOP VIEW)


		(101	VIL:VV)		_	
Vcc DQ0	甲	1 2		54 53	H	Vss DQ15
Vccq	H	3		52	Ħ	Vsso
DQ1	Ħ	4		51	Ħ	DQ14
DQ2	用	5		50	Ħ	DQ13
Vssq	亓	6		49	丽	Vccq
DQ3	\Box	7		48	団	DQ12
DQ4		8		47		DQ11
Vccq		9		46		$V_{\rm SSQ}$
DQ5	Ш	10		45	Ш	DQ10
DQ6	Ш	11		44		DQ9
$V_{\rm SSQ}$	Ш	12		43		Vccq
DQ7	Ш	13		42		DQ8
Vcc	Ш	14		41		Vss
DQML	Ш	15		40	Ш	N.C.
WE	Ш	16		39		DQMU
CAS	Ш	17		38	Ш	CLK
RAS	Ш	18		37		CKE
CS	Ш	19		36		N.C.
A13(BA0)	Щ	20		35	Ш	A11
A12(BA1)	Щ	21		34	Ш	A9
A10/AP	Ш	22		33	皿	A8
A0	Ш	23		32		A7
A1	Щ	24		31		A6
A2	Ш	25		30		A5
A3	Ш	26		29	Ш	A4
Vcc	Щ	27		28	ш	Vss
	·				J	

Pin Number	Symbol	Function
1, 3, 9, 14, 27, 43, 49	V _{CC} , V _{CCQ}	Supply Voltage
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0 to DQ15	Data I/O •Lower Byte : DQ0 to DQ7 •Upper Byte : DQ8 to DQ15
6, 12, 28, 41, 46, 52, 54	V_{SS}, V_{SSQ}^*	Ground
36, 40	N.C.	No Connection
16	$\overline{ ext{WE}}$	Write Enable
17	CAS	Column Address Strobe
18	RAS	Row Address Strobe
19	CS	Chip Select
20,21	A13 (BA0), A12 (BA1)	Bank Select (Bank Address)
22	AP	Auto Precharge Enable
22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35	A0-A11	Address Input •Row: A0 to A11 •Column: A0 to A7
37	CKE	Clock Enable
38	CLK	Clock Input
15,39	DQML, DQMU	DQ MASK

^{*:}These pins are connected internally in the chip.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064



64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

■ FUNCTIONAL TRUTH TABLE Note *1

COMMAND TRUTH TABLE Note *2, *3, and *4

Function	Notos	Symbol	CH	(E	cs	D.4.0			A ₁₃ ,	٨	A ₁₀	۸	A ₈
Function	Notes	Symbol	n-1	n	CS	RAS	CAS	WE	A ₁₂ (BA)	A ₁₁	(AP)	A ₉	to A ₀
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Χ	Х	Χ	Х	Χ	Х
No Operation	*5	NOP	Н	Χ	L	Н	Н	Н	Х	Χ	Х	Χ	Х
Burst Stop		BST	Н	Χ	L	Н	Н	L	Х	Χ	Х	Χ	Х
Read	*6	READ	Н	Χ	L	Н	L	Н	V	Χ	L	Χ	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Χ	Н	Χ	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	Χ	L	Χ	V
Write with Auto-precharge	*6	WRITA	Н	Χ	L	Н	L	L	V	Χ	Н	Χ	V
Bank Active	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	Χ	L	Χ	Х
Precharge All Banks		PALL	Н	Χ	L	L	Н	L	Х	Χ	Н	Χ	Х
Mode Register Set	*8,9	MRS	Н	Χ	L	L	L	L	L	L	L	V	V

Notes: *1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- *2. All commands assume no CSUS command on previous rising edge of clock.
- *3. All commands are assumed to be valid state transitions.
- *4. All inputs are latched on the rising edge of clock.
- *5. NOP and DESL commands have the same effect on the part. Unless specifically noted, NOP will represent both NOP and DESL command in later descriptions.
- *6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- *7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- *8. Required after power up. Refer to POWER-UP INITIALIZATION in page 19.
- *9. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

A

DQM TRUTH TABLE

Franction	Comple of	Cł	KE	ромі	DOMII	
Function	Symbol	n-1	n	DQML	DQMU	
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х	
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L	
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х	
Data Mask/Output Disable for Upper Byte	MASK U	Н	X	Х	Н	

CKE TRUTH TABLE

Current	Function	Natas	Cumbal	Cł	Œ					A ₁₃ ,	۸	A ₁₀	A ₉
State	Function	notes	Symbol	n-1	n	CS	RAS	CAS	WE	A ₁₂ (BA)	A ₁₁	(AP)	to A ₀
Bank Active	Clock Suspend Mode Entry	*1	CSUS	Н	L	Χ	Х	Х	Χ	Х	Χ	Х	Χ
Any (Except Idle)	Clock Suspend Continue	*1		L	L	Х	Х	Х	Х	Х	Χ	Х	Х
Clock Suspend	Clock Suspend Mode Exit	}		L	Н	Х	Х	Х	Х	Х	Χ	Х	Χ
Idle	Auto-refresh Command	*2	REF	Η	Η	L	L	L	Ι	Х	Χ	Х	Х
Idle	Self-refresh Entry	*2,3	SELF	Η	L	L	L	L	Ι	Х	Χ	Х	Χ
Calf Dafrach	Calf rafragh Evit		OFI EV	L	Н	L	Н	Н	Н	Х	Χ	Х	Χ
Self Refresh	Self-refresh Exit		SELFX	L	Н	Н	Х	Х	Χ	Х	Χ	Х	Χ
اطام	Dower Down Entry	*2	DD	Н	L	L	Н	Н	Н	Х	Χ	Х	Χ
Idle	Power Down Entry	*3	PD	Н	L	Н	Х	Χ	Χ	Х	Χ	Х	Χ
Dower Down	Bower Down Evit			L	Н	L	Н	Н	Н	Х	Χ	Х	Χ
Power Down	Power Down Exit			L	Н	Н	Х	Х	Χ	Х	Χ	Х	Χ

Notes: *1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.

NOP or DESL command should be issued after CSUS and PRE (or PALL) commands asserted at the same time.

- *2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.
- *3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

 \mathbf{A}

OPERATION COMMAND TABLE (Applicable to single bank) Note *1

Current State	cs	RAS	CAS	WE	Addr.	Command	Function Notes
Idle	Н	Х	Χ	Χ	X	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Τ	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3,6
	L	L	L	L	MODE	MRS	Mode Register Set (Idle after trsc) *3,7
Bank Active	Н	Χ	Χ	Χ	Х	DESL	NOP
	L	Н	Н	Ι	Х	NOP	NOP
	L	Н	Н	Ш	X	BST	NOP
	L	Н	L	Ι	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Τ	X	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

L43L16064 LinkSmart 64MEGABIT (4×11M1×10 D11) 3.3 VOLT CMOS SDRAM MEMERY **64MEGABIT** (**4**×**1M**×**16 BIT**)

A

Current State	CS	RAS	CAS	WE	Addr.	Command	Function Notes
Read	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Bank Active)
	L	Н	Н	L	X	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Beterrinie 7 ti
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type
	L	L	L	Н	X	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	Н	Х	Х	Х	х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	L	X	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

L43L16064 LinkSmart 64MEGABIT (4×11M1×10 D11) 3.3 VOLT CMOS SDRAM MEMERY **64MEGABIT** (**4**×**1M**×**16 BIT**)

A

Current State	cs	RAS	CAS	WE	Addr.	Command	Function N	lotes
Read with Auto-	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Ι	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write with Auto-	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End \rightarrow Precharge \rightarrow Idle)	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Ι	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

LinkSmart 64MEGABIT (4×11M1×10 D11) 3.3 VOLT CMOS SDRAM MEMERY **64MEGABIT** (**4**×**1M**×**16 BIT**)

L43L16064

A

Current State	cs	RAS	CAS	WE	Addr.	Command	Function Notes
Precharging	Н	Х	Х	Χ	Х	DESL	NOP (Idle after trp)
	L	Н	Н	Н	Х	NOP	NOP (Idle after trp)
	L	Н	Н	L	Х	BST	NOP (Idle after t _{RP})
	L	Н	L	Η	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Ι	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank) *5
	L	L	L	Ι	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Bank Activating	Н	Х	Х	Χ	Х	DESL	NOP (Bank Active after tRCD)
Activating	L	Н	Н	Τ	Х	NOP	NOP (Bank Active after tRCD)
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)
	L	Н	L	Ι	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Ι	BA, RA	ACTV	Illegal *2
	L	L	Н	لــ	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Ι	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

(Continued)

Current State	cs	RAS	CAS	WE	Addr.	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after t _{RC})
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after t _{RC})
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS Illegal	Illegal
Mode Register Setting	Н	Х	Х	Х	Х	DESL	NOP (Idle after tesc)
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after tesc)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

RA = Row Address
CA = Column Address
AP = Auto Precharge

Notes: *1. All entries in OPERATION COMMAND TABLE assume the CKE was High during the proceeding clock cycle and the current clock cycle.

Illegal means don't used command. If used, power up sequence be asserted after power shut down.

- *2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- *3. Illegal if any bank is not idle.
- *4. Must satisfy bus contention, bus turn around, and/or write recovery requirements. Refer to TIMING DIAGRAM -11 & -12.
- *5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- *6. SELF command should only be issued after the last read data have been appeared on DQ.
- *7. MRS command should only be issued on condition that all DQ are in Hi-Z.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

LinkSmart

A

COMMAND TRUTH TABLE FOR CKE Note *1

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr.	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	Х	Exit Self-refresh (Self-refresh Recovery → Idle after t _{RC})
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery → Idle after tRC)
	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idle after tro
	Н	Н	L	Х	Н	Н	Х	Idle after trc
	Н	Н	L	Н	Н	L	Х	Illegal
	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal *2

(Continued)

LinkSmart 64MEGABIT (4×11M1×10 D11) 3.3 VOLT CMOS SDRAM MEMERY **64MEGABIT** (**4**×**1M**×**16 BIT**)

L43L16064

A

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr.	Function Notes
Power Down	Н	Х	Χ	Χ	Χ	Χ	Х	Invalid
DOWII	L	Н	Н	Х	Χ	Χ	Х	5 % D
	L	Н	L	Н	Н	Н	Х	Exit Power Down Mode → Idle
	L	L	Χ	Х	Χ	Χ	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Χ	Х	Illegal
	L	Н	L	Н	Н	Χ	Х	Illegal
All Banks	Н	Н	Н	Х	Χ	Χ	MODE	Refer to the Operation Command Table.
Idle	Н	Н	L	Н	Χ	Χ	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	Н	Χ	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table
	Н	L	Н	Χ	Х	Χ	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	L	Н	L	Χ	Х	Illegal
	Н	L	L	L	Н	Χ	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh *3
	Н	L	L	L	L	L	Х	Illegal
	L	Χ	Χ	Χ	Χ	Χ	X	Invalid

(Continued)

LinkSmart

A

(Continued)

Current State	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr.	Function Notes		
Bank Active Bank Activating Read/Write	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.		
Read with Auto- precharge/	н	L	Х	х	Х	X	х	Begin Clock Suspend next cycle		
Write with Auto- precharge	L	х	х	х	х	Х	х	Invalid		
Clock Suspend	Н	Х	Х	Х	Х	Х	Х	Invalid		
·	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle		
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend		
Any State Other Than	L	Х	Х	Х	Х	Х	Х	Invalid		
Listed Above	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.		
	Н	L	Х	Х	Х	Х	Х	Illegal		

Notes: *1. All entries in COMMAND TRUTH TABLE FOR CKE are specified at CKE (n) state and CKE input from CKE (n-1) to CKE (n) state must satisfy corresponding set up and hold time for CKE.

^{*2.} CKE should be held High for tRC period.

^{*3.} SELF command should only be issued after the last data have been appeared on DQ.

L43L16064

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 2 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT (CS)

 $\overline{\text{CS}}$ enables all commands inputs, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{CS}}$, and address input. When $\overline{\text{CS}}$ is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, $\overline{\text{CS}}$ can be tied to ground level.

COMMAND INPUT (\overline{RAS} , \overline{CAS} and \overline{WE})

Unlike a conventional DRAM, \overline{RAS} , \overline{CAS} , and \overline{WE} do not directly imply SDRAM operation, such as Row address strobe by \overline{RAS} . Instead, each combination of \overline{RAS} , \overline{CAS} , and \overline{WE} input in conjunction with \overline{CS} input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTIONAL TRUTH TABLE in page 5.

ADDRESS INPUT (A0 to A11)

Address input selects an arbitrary location of a total of 1,048,576 words of each memory cell matrix. A total of twenty address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), twelve Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A12, A13)

This SDRAM has four banks and each bank is organized as 1 M words by 16-bit.

Bank selection by A₁₃, A₁₂ occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

DATA INPUTS AND OUTPUTS (DQ0 to DQ15)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac; from the bank active command when trco (min) is satisfied. (This parameter is reference only.)

tcac; from the read command when tRCD is greater than tRCD (min). (This parameter is reference only.)

tac; from the clock edge after trac and toac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

DATA I/O MASK (DQML/DQMU)

DQML and DQMU are an active high enable input and has an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tok, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Method (Assert the following command)					
Burst Read	Burst Read		Read Command				
Puret Bood	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)				
Burst Read	Burst write	2nd Step	Write Command after lowd				
Burst Write	Burst Write		Write Command				
Burst Write	Burst Read		Read Command				
Burst Read	Precharge		Precharge Command				
Burst Write	Precharge	Precharge Command					

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A0 and A2. If the first access of column address is even (0), the next address will be odd (1), or vice-versa. When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

A

Burst Length	Starting Column Address A₂ A₁ A₀	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to TIMING DIAGRAM-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

L43L16064

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE).

With the Precharge command, SDRAM will automatically be in standby state after precharge time (tRP).

The precharged bank is selected by combination of AP and A13, A12 when Precharge command is asserted. If AP = High, all banks are precharged regardless of A13, A12 (PALL). If AP = Low, a bank to be selected by A12, A13 is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTIONAL TRUTH TABLE.

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 μ s or a total 4096 refresh commands within a 64 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum toksp after CKE brought high, and then the No operation command (NOP) or the Deselect command (DESL) should be asserted within one troperiod. CKE should be held High within one troperiod after toksp. Refer to Timing Diagram-16 for the detail.

It is recommended to assert an Auto-refresh command just after the tro period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.

L43L16064

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A


POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.


- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100 μs.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 2 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF).

LinkSmart



LinkSmart



64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

LinkSmart

A

BANK OPERATION COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

Second				*4		*4					
Command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF	BST
MRS	t _{RSC}	t _{RSC}					t _{RSC}	t _{RSC}	t _{RSC}	t _{RSC}	t _{RSC}
ACTV			t _{RCD}	t _{RCD}	t _{RCD}	t _{RCD}	t _{RAS}	t_{RAS}			1
READ			1	1	* ⁵	* ⁵	* ⁴	* ⁴			1
READA	*1 *2 BL+ t _{RP}						*4 BL+ t _{RP}	*4 BL+ t _{RP}	*2 BL+ t _{RP}	*2 *7 BL+ t _{RP}	
WRIT			t _{WR}	t _{WR}	1	1	* ⁴ t _{DPL}	* ⁴			1
WRITA	*2 BL-1 + t _{DAL}	BL-1 + t _{DAL}					* ⁴ BL-1 + t _{DAL}	* ⁴ BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	
PRE	*2 *3 t _{RP}	t _{RP}					1	* ⁴	*2 t _{RP}	*2 *6 t _{RP}	1
PALL	*3 t _{RP}	t _{RP}					1	1	t _{RP}	t _{RP}	1
REF	t _{RC}	t _{RC}					t _{RC}	t _{RC}	t _{RC}	t _{RC}	t _{RC}
SELFX	t _{RC}	t _{RC}					t _{RC}	t _{RC}	t _{RC}	t _{RC}	t _{RC}

Notes: *1. If $t_{RP}(min) \le CL \times t_{CK}$, minimum latency is a sum of $(BL + CL) \times t_{CK}$.

- *2. Assume all banks are in Idle state.
- *3. Assume output is in High-Z state.
- *4. Assume tras(min) is satisfied.
- *5. Assume no I/O conflict.
- *6. Assume after the last data have been appeared on DQ.
- *7. If $t_{RP}(min) \le (CL-1) \times t_{CK}$, minimum latency is a sum of $(BL + CL-1) \times t_{CK}$.

Illegal Command

LinkSmart

A

■ MULTI BANK OPERATIVE COMMAND TABLE

MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second			_* 5	_* 5, _* 6	_* 5	_* 5, _* 6					
Command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF	BST
MRS	t _{RSC}	t _{RSC}					t _{RSC}	t _{RSC}	t _{RSC}	t _{RSC}	t _{RSC}
ACTV		*2 t _{RRD}	* ⁷	* ⁷	* ⁷	* ⁷	*6 *7	_* 7			1
READ		*2 *4	1	1	*10	*10	* ⁶	*6			1
READA	*1 *2 BL+ t _{RP}	* ² * ⁴	* ⁶	* ⁶	*6 *10	* ⁶ * ¹⁰	* ⁶	*6 BL+ t _{RP}	*2 BL+ t _{RP}	*2 *9 BL+ t _{RP}	
WRIT		* ² * ⁴	1	1	1	1	* ⁶	*6 t _{DPL}			1
WRITA	*2 BL-1 + t _{DAL}	* ² * ⁴	* ⁶	* ⁶	* ⁶	_* 6	* ⁶	*6 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	*2 BL-1 + t _{DAL}	
PRE	*² *3 t _{RP}	*² * ⁴	* ⁷	* ⁷	* ⁷	* ⁷	*6 *7	* ⁷	*2 t _{RP}	*2 *8 t _{RP}	1
PALL	t _{RP}	t _{RP}					1	1	t _{RP}	*8 t _{RP}	1
REF	t _{RC}	t _{RC}					t _{RC}	t _{RC}	t _{RC}	t _{RC}	t _{RC}
SELFX	t _{RC}	t _{RC}					t _{RC}	t _{RC}	t _{RC}	t _{RC}	t _{RC}

Notes: *1. If $t_{RP}(min) \le CL \times t_{CK}$, minimum latency is a sum of $(BL + CL) \times t_{CK}$.

III	egal Command
-----	--------------

^{*2.} Assume bank of the object is in Idle state.

^{*3.} Assume output is in High-Z state.

^{*4.} trrd(min) of other bank (second command will be asserted) is satisfied.

^{*5.} Assume other bank is in active, read or write state.

^{*6.} Assume tras(min) is satisfied.

^{*7.} Assume other banks are not in READA/WRITA state.

^{*8.} Assume after the last data have been appeared on DQ.

^{*9.} If $t_{RP}(min) \le (CL-1) \times t_{CK}$, minimum latency is a sum of $(BL + CL-1) \times t_{CK}$.


^{*10.} Assume no I/O conflict.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

A

MODE REGISTER TABLE



Notes: *1 When A9=1, burst length at Write is always one regardless of BL value.

^{*2} BL=1 and Full Column are not applicable to the interleave mode.

L43L16064

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)


Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Short Circuit Output Current	louт	-50 to +50	mA
Power Dissipation	P□	1.3	W
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage		Vcc, Vccq	3.0	3.3	3.6	V
Supply Vollage		Vss, Vssq	0	0	0	V
Input High Voltage	*1	Vін	2.0	_	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5	_	0.8	V
Ambient Temperature		TA	0	_	+65	°C

Notes:



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their LST representatives beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for CLK	C _{IN1}	2.5	_	5.0	pF
Input Capacitance for CLK	C _{IN2}	2.5	_	4.0	pF
I/O Capacitance	C _{I/O}	4.0		6.5	pF

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

 \mathbf{A}

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note *1, *2, *3

Parameter		Symbol	Condition	Value		Unit
		Syllibol	Condition	Min.	Max.	Offic
Output High Voltage		Voh(DC)	Iон = −2 mA	2.4	_	V
Output Low Voltage		Vol(DC)	IoL = 2 mA	_	0.4	V
Input Leakage Current (Any Input)		lu	$0 \text{ V} \le V_{IN} \le V_{CC}$; All other pins not under test = 0 V	-5	5	μΑ
Output Leakage Current		ILO	0 V ≤ V _{IN} ≤ V _{CC} ; Data out disabled	-5	5	μΑ
	L43L16064-75		Burst Length = 1		90	
Output Leakage Current (Average Power Supply Current)	Reference Value* ⁴ @66MHz(CL=2)	Icc1s	trc = min tck = min One bank active Output pin open Addresses changed up to one time during tck (min) $0 \ V \le V_{IN} \le V_{IL} \max$ $V_{IH} \min \le V_{IN} \le V_{CC}$	l	70	mA
		Ісс2Р	CKE = V_{IL} All banks idle tck = min Power down mode $0 \ V \le V_{IN} \le V_{IL} \max$ $V_{IH} \min \le V_{IN} \le V_{CC}$		1	mA
Precharge Standby		Icc2PS	CKE = VIL All banks idle CLK = VIH or VIL Power down mode 0 V \le VIN \le VIL max VIH min \le VIN \le VCC	_	1	mA
Current (Power Supply	L43L16064-75		CKE = VIH		15	
Current)	Reference Value* ⁴ @66MHz(CL=2)	Ісс2н	All banks idle, $tck = 15$ ns NOP command only, Input signals (except to CMD) are changed one time during 30 ns $0 \text{ V} \le V_{IN} \le V_{IL} \text{ max}$ $V_{IH} \text{ min} \le V_{IN} \le V_{CC}$	_	15	mA
		Icc2NS	CKE = VIH All banks idle CLK =VIH or VIL Input signal are stable 0 V ≤ VIN ≤ VIL max VIH min ≤ VIN ≤ VCC	_	2	mA

(Continued)

LinkSmart

A

(Continued)

Parameter		Symbol	Condition	Value		Unit
i didilictei		Cymbol	Condition	Min.	Max.	Oilit
		Іссзр	CKE = VIL Any bank active tck = min $0 \ V \le VIN \le VIL max$ $VIH min \le VIN \le VCC$	_	1	mA
		Іссзрѕ	CKE = V _{IL} Any bank active CLK = V _{IH} or V _{IL} $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ max}$ V _{IH} min $\leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_	1	mA
Active Standby	L43L16064-75		CKE = V _{IH} Any bank active		25	mA
Current (Power Supply Current)	Reference Value*4 @66MHz(CL=2)	Іссэн	tck = 15 ns NOP command only, Input signals (except to CMD) are changed one time during 30 ns $0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ max}$ $\text{V}_{\text{IH}} \text{ min} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$	_	25	
		Іссзиѕ	CKE = VIH Any bank active CLK = VIH or VIL Input signals are stable $0 \text{ V} \leq \text{VIN} \leq \text{VIL} \text{ max}$ VIH min $\leq \text{VIN} \leq \text{VCC}$	_	2	mA
Burst mode Current (Average Power Supply Current)	L43L16064-75		tck = min Burst Length = 4		170	
	Reference Value*4 @66MHz(CL=2)	Icc4	Output pin open All-banks active Gapless data 0 V ≤ V _{IN} ≤ V _{IL} max V _{IH} min ≤ V _{IN} ≤ V _{CC}	_	85	mA
Refresh Current #1 (Average Power Supply Current)	L43L16064-75		Auto-refresh; tck = min		150	mA
	Reference Value*4 @66MHz(CL=2)	Icc5	$t_{RC} = min$ $0 \ V \le V_{IN} \le V_{IL} max$ $V_{IH} min \le V_{IN} \le V_{CC}$	_	100	
Refresh Current #2 (Average Power Supply Current)		Icc6	Self-refresh; tck = min $CKE \le 0.2 V$ $0 V \le V_{IN} \le V_{IL} max$ $V_{IH} min \le V_{IN} \le V_{CC}$	_	1	μΑ

Notes: *1.All voltage are referenced to Vss.

^{*2.}DC characteristics are measured after following the POWER-UP INITIALIZATION procedure.

^{*3.}lcc depends on the output termination or load conditions, clock cycle rate, signal clocking rate.

The specified values are obtained with the output open and no termination register.

^{*4.}This value is for reference only.

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

 \mathbf{A}

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note *1, *2, *3

Parameter	Notes		Symbol	L43L16	6064-75	Reference Value*4 @66MHz(CL=2)		Unit
			-	Min.	Max.	Min.	Max.	
Clock Period		CL = 2	tck2	10	_	15	_	ns
		CL = 3	tcк3	7.5		10		ns
Clock High Time		*5	tсн	2.5	_	3	_	ns
Clock Low Time		*5	t cL	2.5	_	3	_	ns
Input Setup Time		*5	t sı	2	_	2	_	ns
Input Hold Time		*5	t HI	1	_	1	_	ns
Access Time from Clock	*5,6,7	CL = 2	t _{AC2}		6	_	8	ns
(tck = min)	5,0,7	CL = 3			6		6	ns
Output in Low-Z	*5		t LZ	0	_	0	_	ns
0	*= 0	CL = 2	t HZ2	3	6	3	8	ns
Output in High-Z	*5,8	CL = 3	t HZ3	3	6	3	6	ns
Output Hold Time	*5.7	CL = 2	tон	3		3		ns
	*5,7	CL = 3		3	_	3		ns
Time between Auto- command interval	Refresh *4		t refi		15.6	_	15.6	μs
Time between Refresh		tref		64	_	64	ms	
Transition Time		t⊤	0.5	10	0.5	10	ns	
CKE Setup Time for Power Down Exit	t Time	*5	t cksp	1.5	_	2	_	ns

L43L16064

PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

 \mathbf{A}

BASE VALUES FOR CLOCK COUNT/LATENCY

			L43L16064-75			Reference* ⁴ Value		
Parameter Note	Symbol	Min.		Max.	@66MHz(CL=2)		Unit	
		CL=3	CL=2	IVIAX.	Min.	Max.		
RAS Cycle Time *9		t RC	67.5	70	_	80	_	ns
RAS Precharge Time		t rp	22.5	20	_	30	_	ns
RAS Active Time		t ras	45	50	110000	50	110000	ns
RAS to CAS Delay Time		trcd	22.5	20	_	30	_	ns
Write Recovery Time		t wr	7.5	10	_	10	_	ns
RAS to CAS Bank Active Delay Time		trrd	15	20	_	20	_	ns
Data-in to Precharge Lead Time		t DPL	15	10	_	10	_	ns
Data-in to Active/ Refresh Command Period	CL=2	t _{DAL2}	_	1 cyc + t _{RP}	_	1 cyc + t _{RP}	_	ns
	CL=3	t DAL3	2 cyc + t _{RP}	_	_	2 cyc + t _{RP}	_	ns
Mode Resister Set Cycle Time		t rsc	15	20	_	20	_	ns

CLOCK COUNT FORMULA Note *10

 $Clock \ge \frac{Base\ Value}{Clock\ Period} (Round\ off\ a\ whole\ number)$

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

L43L16064

LinkSmart

A

LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)

Parameter Notes		Symbol	L43L16064-75	Reference* ⁴ Value @66MHz(CL=2)	Unit
CKE to Clock Disable		Іске	1	1	cycle
DQM to Output in High-Z		IDQZ	2	2	cycle
DQM to Input Data Delay		IDQD	0	0	cycle
Last Output to Write Command Delay	lowd	2	2	cycle	
Write Command to Input Data Delay	lowo	0	0	cycle	
Dracharge to Output in High 7 Delay	CL = 2	I _{ROH2}	2	2	cycle
Precharge to Output in High-Z Delay	CL = 3	Ігонз	3	3	cycle
Burst Stop Command to Output in	CL = 2	l _{BSH2}	2	2	cycle
High-Z Delay	CL = 3	Івѕнз	3	3	cycle
CAS to CAS Delay (min)	Іссь	1	1	cycle	
CAS Bank Delay (min)		Ісво	1	1	cycle


Notes: *1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure.

- *2. AC characteristics assume $t_T = 1$ ns and 50 pF of capacitive load.
- *3. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max). (See Fig. 5)
- *4. This value is for reference only.
- *5. If input signal transition time (t_T) is longer than 1 ns; [(t_T/2) -0.5] ns should be added to t_{AC} (max), t_{HZ} (max), and t_{CKSP} (min) spec values, [(t_T/2) -0.5] ns should be subtracted from t_{LZ} (min), t_{HZ} (min), and t_{OH} (min) spec values, and (t_T-1.0) ns should be added to t_{CH} (min), t_{CL} (min), t_{SI} (min), and t_{HI} (min) spec values.
- *6. tac also specifies the access time at burst mode.
- *7. tac and ton are the specs value under AC test load circuit shown in Fig. 4.
- *8. Specified where output buffer is no longer driven.
- *9. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- *10. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY


 \mathbf{A}


Fig. 4 - OUTPUT LOAD CIRCUIT



Note: By adding appropriate correlation factors to the test condition, $t_{\rm AC}$ and $t_{\rm OH}$ measured when the output is coupled to the Output Load Circuit are within specifications.


64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY






LinkSmart


A






64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A





- *1. The latency of CKE (I_{CKE}) is one clock.
 *2. During read mode, burst counter will not be incremented/ decremented at the next clock of CSUS command. Output data remain the same data.
- *3. During write mode, data at the next clock of CSUS command is ignored.




- Notes: *1. Precharge command (PER or PALL) should be asserted if any bank is active and in the burst mode.
 - *2. Precharge command can be posted in conjunction with CKE after the last read data have been appreaed on DQ.
 - *3. It is recommended to apply NOP command in conjunction with CKE.
 - *4. The ACTV command can be latched t_{CKSP} (mim) + 1 clock (min).


LinkSmart






L43L16064 64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY







L43L16064 64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY



LinkSmart 3.3 Vo







LinkSmart 3.3 VOL

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY


L43L16064


A





LinkSmart






Note: *1 Precharge at Read with Auto- precharge command (READA) is started from number of clocks that is the same as Burst Length (BL) after the READA command is asserted.

^{*2} Next ACTV command should be issued after BL+t_{RP}(min) from READA command.


64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A



Note: *1 Even if the final data is masked by DQM, the precharge does not start the clock of final data input.

- *2 Once auto precharge command is asserted, no new command within the same bank can be issued.
- *3 Auto-precharge command doesn't affect at full column burst operation except Burst READ & Single Write.
- *4 Precharge at write with auto-precharge is started after the t_{DPL} from the end of burst.
- *5 Next ACTV command should be issued after BL+t_{RP}(min) at CL=2, BL+t_{RP}(min) at CL=3 from WRITA command.




Note: *1 All banks should be precharge prior to the first auto-refresh command(REF).


- *2 Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter
- *3 Either NOP or DESL command should be asserted during t_{RC} period while Auto-refresh mode.
- *4 Any activation command such as ACTV or MRS command other than REF command should be asserted after t_{RC} form the last REF command.

L43L16064 64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A



- Note: *1 precharge command (PRE or PALL) should be asserted if any bank is active prior to self-refresh Entry command (SELF).
 - *2 The self-refresh exit command (SELFX) is latched after $t_{\rm CKSP}$ (min) . It is recommended to apply NOP command in conjunction with CKE.
 - *3 Either NOP or DESL command can be used during $t_{\rm RC}$ period.
 - *4 CKE should be held high within one t_{RC} period t_{CKSP}.




PRELIMINARY

LinkSmart

64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

Package Dimension



64MEGABIT (4×1M×16 BIT) 3.3 VOLT CMOS SDRAM MEMERY

A

